Kaimeite Electronic (HK) Co., Limited
First choice One-Stop Mixed Distributor for World-Class manufacturer Email: info@kaimte.com Website: www.kaimte.com

Click to view price, real time Inventory, Delivery & Lifecycle Information;

TPS2113APWR

TI, Texas Instruments

Power Switch ICs - Power Distribution Autoswitching Power Mux

Any questions, please feel free to contact us. info@kaimte.com



AUTOSWITCHING POWER MUX

Check for Samples: TPS2112A, TPS2113A

FEATURES

- Two-Input, One-Output Power Multiplexer with Low r_{DS(on)} Switches:
 - 84 m Ω Typ (TPS2113A)
 - 120 mΩ Typ (TPS2112A)
- · Reverse and Cross-Conduction Blocking
- Wide Operating Voltage: 2.8 V to 5.5 V
- Low Standby Current: 0.5 μA Typ
- Low Operating Current: 55 μA Typ
- Adjustable Current Limit
- Controlled Output Voltage Transition Time:
 - Limits Inrush Current
 - Minimizes Output Voltage Hold-Up Capacitance
- CMOS- and TTL-Compatible Control Inputs
- Auto-Switching Operating Mode
- Thermal Shutdown
- Available in TSSOP-8 and 3-mm x 3-mm SON-8 Packages


APPLICATIONS

- PCs
- PDAs
- Digital Cameras
- Modems
- Cell Phones
- Digital Radios
- MP3 Players

DESCRIPTION

The TPS211xA family of power multiplexers enables seamless transition between two power supplies (such as a battery and a wall adapter), each operating at 2.8 V to 5.5 V and delivering up to 2 A, depending on package. The TPS211xA family includes extensive protection circuitry, including user-programmable current limiting, thermal protection, inrush current control, seamless supply transition, cross-conduction blocking, and reverse-conduction blocking. These features greatly simplify designing power multiplexer applications.

TYPICAL APPLICATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

AVAILABLE OPTIONS

FEATURE		TPS2110A	TPS2111A	TPS2112A	TPS2113A	TPS2114A	TPS2115A
Current Limit Adjustment Range		0.31 A to 0.75 A	0.63 A to 1.25 A	0.31 A to 0.75 A	0.63 A to 2 A	0.31 A to 0.75 A	0.63 A to 2 A
Cwitching Mades	Manual	Yes	Yes	No	No	Yes	Yes
Switching Modes	Automatic	Yes	Yes	Yes	Yes	Yes	Yes
Switch Status Output	•	No	No	Yes	Yes	Yes	Yes

DEVICE INFORMATION⁽¹⁾

T _A	PACKAGE	I _{OUT} (A)	ORDERING NUMBER	PACKAGE MARKING
	TCCOD 0 (DM)	0.75	TPS2112APW	2112A
-40°C to +85°C	TSSOP-8 (PW)	1.25	TPS2113APW	2113A
	SON-8 (DRB)	2	TPS2113ADRB	PTOI

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over recommended junction temperature range, unless otherwise noted.

			TPS2112A, TPS2113A	UNIT
Input vo	oltage range at pins IN1, IN	N2, EN, VSNS, ILIM ⁽²⁾	-0.3 to 6	V
Output	voltage range, V _{O(OUT)} , V _O	O(STAT) (2)	-0.3 to 6	V
Output	sink current, I _{O(STAT)}		5	mA
		TPS2112APW	0.9	Α
Continu	ous output current, IO	TPS2113APW	1.5	Α
		TPS2113ADRB, T _J ≤ 105°C	2.5	Α
Continu	ous total power dissipation	า	See Dissipation Ratir	ngs table
Junction	n temperature		Internally Limite	ed
CCD	Human body model (HBM)		2	kV
ESD	Charged device model	(CDM)	500	V

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

PACKAGE	DERATING FACTOR ABOVE T _A = 25°C	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
TSSOP-8 (PW)	3.9 mW/°C	387 mW	213 mW	155 mW
SON-8 (DRB) ⁽¹⁾	25.0 mW/°C	2.50 mW	1.38 mW	1.0 W

⁽¹⁾ See TI application note SLMA002 for mounting recommendations.

⁽²⁾ All voltages are with respect to GND.



RECOMMENDED OPERATING CONDITIONS

		TPS211	TPS2112A, TPS2113A		
		MIN	NOM MAX	UNIT	
Input valtage at INI4 V	V _{I(IN2)} ≥ 2.8 V	1.5	5.5	.,	
nput voltage at IN1, V _{I(IN1)}	V _{I(IN2)} < 2.8 V	2.8	5.5	V	
Input voltage at IN2, V _{I(IN2)}	V _{I(IN1)} ≥ 2.8 V	1.5	5.5	V	
input voltage at INZ, V _{I(IN2)}	V _{I(IN1)} < 2.8 V	2.8	5.5		
Input voltage: $V_{I(\overline{EN})}$, $V_{I(VSNS)}$		0	5.5	V	
	TPS2112APW	0.31	0.75	^	
Nominal current limit adjustment range, $I_{O(OUT)}^{(1)}$	TPS2113APW	0.63	1.25	Α	
-0(001)	TPS2113ADRB, T _J ≤ 105°C	0.63	2	А	
Operating virtual junction temperature, T _J		-40	125	°C	

⁽¹⁾ Minimum recommended current limit is based on accuracy considerations.

ELECTRICAL CHARACTERISTICS: Power Switch

Over recommended operating junction temperature, $R_{ILIM} = 400 \Omega$, unless otherwise noted.

	TPS2112A					TPS2113A				
PARAMETER TEST C		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
			$V_{I(IN1)} = V_{I(IN2)} = 5.0 \text{ V}$		120	140		84	110	
		$T_J = 25^{\circ}C,$ $I_L = 500 \text{ mA}$	$V_{I(IN1)} = V_{I(IN2)} = 3.3 \text{ V}$		120	140		84	110	mΩ
Drain-source on-state	- (1)		$V_{I(IN1)} = V_{I(IN2)} = 2.8 \text{ V}$		120	140		84	110	
resistance (INx-OUT)			$V_{I(IN1)} = V_{I(IN2)} = 5.0 \text{ V}$			220			150	
(110x-001)		$T_J = 125^{\circ}C$, $I_L = 500 \text{ mA}$	$V_{I(IN1)} = V_{I(IN2)} = 3.3 \text{ V}$			220			150	$m\Omega$
		IL = 300 IIIA	$V_{I(IN1)} = V_{I(IN2)} = 2.8 \text{ V}$			220			150	

⁽¹⁾ The TPS211xA can switch a voltage as low as 1.5 V as long as there is a minimum of 2.8 V at one of the input power pins. In this specific case, the lower supply voltage has no effect on the IN1 and IN2 switch on-resistances.

ELECTRICAL CHARACTERISTICS

Over recommended operating junction temperature, $I_{O(OUT)} = 0$ A, and $R_{ILIM} = 400 \Omega$, unless otherwise noted.

			TPS2112	2A, TPS2113	3A		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
LOGIC INPUTS (EN)						Į.	
High-level input voltage	V _{IH}		2			V	
Low-level input voltage	V _{IL}				0.7	V	
lament accomment		EN = High, sink current			1		
Input current		EN = Low, source current	0.5	1.4	5	μΑ	
SUPPLY AND LEAKAGE	CURRENTS						
		$V_{I(VSNS)} = 1.5 \text{ V}, \overline{EN} = \text{Low (IN1 active)}, \ V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}$		55	90		
Supply current from IN1 (o	norating)	$V_{I(VSNS)} = 1.5 \text{ V}, \overline{EN} = \text{Low (IN1 active)}, \\ V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V},$		1	12	μA	
Supply current from the (o	peraung)	$V_{I(VSNS)} = 0 \text{ V}, \overline{EN} = \text{Low (IN2 active)},$ $V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}$			75	μА	
		$V_{I(VSNS)} = 0 \text{ V}, \overline{EN} = \text{Low (IN2 active)},$ $V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}$			1		
		$V_{I(VSNS)} = 1.5 \text{ V}, \overline{EN} = \text{Low (IN1 active)}, \ V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}$			1		
Complete accessed from the INIO (a	ti	$V_{I(VSNS)} = 1.5 \text{ V}, \overline{EN} = \text{Low (IN1 active)}, \ V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}$			75		
Supply current from IN2 (o	peraung)	$V_{I(VSNS)} = 0$ V, \overline{EN} = Low (IN2 active), $V_{I(IN1)} = 5.5$ V, $V_{I(IN2)} = 3.3$ V		1	12	μA	
		$V_{I(VSNS)} = 0 \text{ V}, \overline{EN} = \text{Low (IN2 active)},$ $V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}$		55	90		



Over recommended operating junction temperature, $I_{O(OUT)} = 0$ A, and $R_{ILIM} = 400 \Omega$, unless otherwise noted.

		1 3(65.)	TPS211	2A, TPS211	3A		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY AND LEAKAGE	CURRENTS, Coi	ntinued					
Quiescent current from IN1	(standby)	$\overline{\rm EN}$ = High (inactive), $\rm V_{I(IN1)}$ = 5.5 V, $\rm V_{I(IN2)}$ = 3.3 V		0.5	2	^	
Quiescent current from INT	(Stariuby)	$\overline{\text{EN}}$ = High (inactive), $V_{\text{I(IN1)}}$ = 3.3 V, $V_{\text{I(IN2)}}$ = 5.5 V			1	μΑ	
Quiescent current from IN2	(standby)	$\overline{\text{EN}}$ = High (inactive), $V_{\text{I(IN1)}}$ = 5.5 V, $V_{\text{I(IN2)}}$ = 3.3 V			1	μA	
Quiescent current from 1142	(Staridby)	$\overline{\text{EN}}$ = High (inactive), $V_{\text{I(IN1)}}$ = 3.3 V, $V_{\text{I(IN2)}}$ = 5.5 V		0.5	2	μΛ	
Forward leakage current from (measured from OUT to GN		$\overline{\text{EN}}$ = High (inactive), $V_{\text{I(IN1)}}$ = 5.5 V, IN2 open, $V_{\text{O(OUT)}}$ = 0 V (shorted), T_{J} = 25°C		0.1	5	μΑ	
Forward leakage current from (measured from OUT to GN		$\overline{\text{EN}}$ = High (inactive), $V_{\text{I(IN2)}}$ = 5.5 V, IN1 open, $V_{\text{O(OUT)}}$ = 0 V (shorted), T_{J} = 25°C		0.1	5	μΑ	
Reverse leakage current to from INx to GND)	INx (measured	$\overline{\text{EN}}$ = High (inactive), $V_{\text{I(INX)}}$ = 0 V, $V_{\text{O(OUT)}}$ = 5.5 V, T_{J} = 25°C		0.3	5	μΑ	
STAT OUTPUT							
Leakage current		$V_{O(STAT)} = 5.5 \text{ V}$		0.01	1	μA	
Saturation voltage		$I_{I(STAT)} = 2 \text{ mA}$, IN1 switch is on		0.13	0.4	V	
Deglitch time (falling edge	only)			150		μs	
CURRENT LIMIT CIRCUIT	•						
	TPS2112A	$R_{ILIM} = 400 \Omega$	0.51	0.63	0.80	Α	
Current limit accuracy	11 32112A	$R_{ILIM} = 700 \Omega$	0.30	0.36	0.50		
Current minit accuracy	TPS2113A	$R_{ILIM} = 400 \Omega$	0.95	1.25	1.56	Α	
	1F32113A	$R_{ILIM} = 700 \Omega$	0.47	0.71	0.99	Α	
Current limit settling time	t _d	Time for short-circuit output current to settle within 10% of its steady state value.		1		ms	
Input current at ILIM		$V_{I(ILIM)} = 0 V$	-15		0	μΑ	
VSNS COMPARATOR							
VSNS threshold voltage		V _{I(VSNS)} ↑	0.78	0.80	0.82	V	
VSINS tilleshold voltage		$V_{I(VSNS)} \downarrow$	0.735	0.755	0.775	v	
VSNS comparator hysteres	is		30		60	mV	
Deglitch of VSNS compara	tor (both ↑↓)		90	150	220	μs	
Input current		0 V ≤ V _{I(VSNS)} ≤ 5.5 V	-1		1	μΑ	
UVLO							
IN1 and IN2 LIV/LO		Falling edge	1.15	1.25		V	
IN1 and IN2 UVLO		Rising edge		1.30	1.35	v	
IN1 and IN2 UVLO hystere	sis		30	57	65	mV	
Internal V _{DD} UVLO (the hig	her of IN1 and	Falling edge	2.4	2.53		.,	
IN2)		Rising edge		2.58	2.8	V	
Internal V _{DD} UVLO hystere	sis		30	50	75	mV	
UVLO deglitch for IN1, IN2		Falling edge		110		μs	



Over recommended operating junction temperature, $I_{O(OUT)} = 0$ A, and $R_{ILIM} = 400 \Omega$, unless otherwise noted.

			TPS2112A, TPS2113A			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
REVERSE CONDUCTION E	BLOCKING					
Minimum output-to-input voltage difference to block switching	$\Delta V_{O(I_block)}$	$\label{eq:energy} \begin{array}{ c c c c c } \hline EN = \text{high, V}_{I(N1)} = 3.3 \text{ V and V}_{I(N2)} = \text{V}_{I(VSNS)} \\ = 0 \text{ V. Connect OUT to a 5-V supply through} \\ \text{a series 1-k}\Omega \text{ resistor. Let } \hline EN = \text{low. Slowly} \\ \text{decrease the supply voltage until OUT} \\ \text{connects to IN1.} \end{array}$	80	100	120	mV
THERMAL SHUTDOWN						
Thermal shutdown threshold	I	TPS211xA is in current limit.	135			°C
Recovery from thermal shute	down	TPS211xA is in current limit.	125			°C
Hysteresis				10		°C
IN2-IN1 COMPARATORS						
Hysteresis of IN2-IN1 comp	arator		0.1		0.2	V
Deglitch of IN2-IN1 compara	ator (both ↑↓)		10	20	50	μs

SWITCHING CHARACTERISTICS


Over recommended operating junction temperature, $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$, and $R_{II,IM} = 400 \Omega$, unless otherwise noted.


				TI	PS2112A		TI	PS2113A		
P	ARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _R	Output rise time from an enable	V _{I(IN1)} = V _{I(IN2)} = 5 V, V _{I(SNS)} = 1.5 V	$T_J = 25^{\circ}C$, $C_L = 1 \mu F$, $I_L = 500 \text{ mA}$; see Figure 1(a).	0.5	1.0	1.5	1	1.8	3	ms
t _F	Output fall time from a disable	$V_{I(IN1)} = V_{I(IN2)} = 5 \text{ V},$ $V_{I(SNS)} = 1.5 \text{ V}$	$T_J = 25$ °C, $C_L = 1 \mu F$, $I_L = 500 \text{ mA}$; see Figure 1(a).	0.35	0.5	0.7	0.5	1	2	ms
t _T	Transition time	IN1 to IN2 transition, $\begin{split} &V_{I(IN1)}=3.3\ V,\\ &V_{I(IN2)}=5\ V,\\ &V_{I(\bar{E}N)}=0\ V \end{split}$	T_J = 125°C, C_L = 10 μF, I_L = 500 mA; measure transition time as 10% to 90% rise time or from 3.4 V to 4.8 V on $V_{O(OUT)}$. See Figure 1(b).		40	60		40	60	µs
t _{PLH1}	Turn-on propagation delay from an enable	$ \begin{array}{c} V_{I(IN1)} = VI_{(IN2)} = 5 \text{ V} \\ \text{Measured from enable to} \\ 10\% \text{ of } V_{O(OUT)}, \ V_{I(SNS)} = \\ 1.5 \text{ V} \end{array} $	$T_J = 25^{\circ}C$, $C_L = 10 \ \mu\text{F}$, $I_L = 500 \ \text{mA}$; see Figure 1(a).		0.5			1		ms
t _{PHL1}	Turn-off propagation delay from a disable	$ \begin{vmatrix} V_{I(IN1)} = VI_{(IN2)} = 5 \text{ V} \\ \text{Measured from disable to} \\ 90\% \text{ of } V_{O(OUT)}, \ V_{I(SNS)} = \\ 1.5 \text{ V} \end{vmatrix} $	$T_J = 25^{\circ}C$, $C_L = 10 \mu F$, $I_L = 500 \text{ mA}$; see Figure 1(a).		3			5		ms
t _{PLH2}	Switch-over rising propagation delay		$T_{J} = 25^{\circ}\text{C},$ $C_{L} = 10 \mu\text{F},$ $I_{L} = 500 \text{mA}; \text{see}$ Figure 1(c).		40	100		40	100	μѕ
t _{PHL2}	Switch-over falling propagation delay	Logic 0 to Logic 1 transition on VSNS, $V_{I(IN1)} = 1.5 \text{ V}$, $V_{I(IN2)} = 5 \text{ V}$, $V_{I(EN)} = 0 \text{ V}$, Measured from VSNS to 90% of $V_{O(OUT)}$	$T_J = 25^{\circ}\text{C},$ $C_L = 10 \mu\text{F},$ $I_L = 500 \text{mA}; \text{see}$ Figure 1(c).	2	3	10	2	5	10	ms



PARAMETER MEASUREMENT INFORMATION

TIMING WAVEFORMS








Figure 1. Propagation Delays and Transition Timing Waveforms



DEVICE INFORMATION

TRUTH TABLE

EN	$V_{I(VSNS)} > 0.8 V^{(1)}$	$V_{I(IN2)} > V_{I(IN1)}$	STAT	OUT ⁽²⁾
0	Yes	X	0	IN1
0	No	No	0	IN1
0	No	Yes	Hi-Z	IN2
1	X	X	0	Hi-Z

- X = Don't care. The undervoltage lockout circuit causes the output (OUT) to go Hi-Z if the selected power supply does not exceed the IN1/IN2 UVLO, or if neither of the supplies exceeds the internal V_{DD} UVLO.

PIN CONFIGURATIONS





Table 1. TERMINAL FUNCTIONS

TERM	/IINAL		
NAME	NO.	I/O	DESCRIPTION
ĒN	2	1	TTL- and CMOS-compatible input with a 1- μ A pull-up. The Truth Table illustrates the functionality of $\overline{\text{EN}}$.
GND	5	Power	Ground
IN1	8	1	Primary power switch input. The IN1 switch can be enabled only if the IN1 supply is above the UVLO threshold and at least one supply exceeds the internal V_{DD} UVLO.
IN2	6	1	Secondary power switch input. The IN2 switch can be enabled only if the IN2 supply is above the UVLO threshold and at least one supply exceeds the internal V _{DD} UVLO.
ILIM	4	1	A resistor ($R_{\rm ILIM}$) from ILIM to GND sets the current limit ($I_{\rm L}$) to 250/ $R_{\rm ILIM}$ and 500/ $R_{\rm ILIM}$ for the TPS2112A and TPS2113A, respectively.
OUT	7	0	Power switch output
STAT	1	0	STAT is an open-drain output that is Hi-Z if the IN2 switch is ON. STAT pulls low if the IN1 switch is ON or if OUT is Hi-Z (that is, $\overline{\text{EN}}$ is equal to logic '0')
VSNS	3	I	An internal power FET connects OUT to IN1 if the VSNS voltage is greater than 0.8 V. Otherwise, the FET connects OUT to the higher of IN1 and IN2. The Truth Table illustrates the functionality of VSNS.
Pad	_	Power	DRB package only. Connect to GND. Must be connected to large copper area in order to meet stated package dissipation ratings.



FUNCTIONAL BLOCK DIAGRAM





TYPICAL CHARACTERISTICS




Figure 2.






Figure 3.









Output Switchover Voltage Droop Test Circuit Figure 4.

Note: To initialize the TPS2113A for this test, set input VSNS equal to 0 V, turn on the 5-V supply, and then turn on switch SW1.



OUTPUT SWITCHOVER VOLTAGE DROOP







Output Switchover Voltage Droop Test Circuit Figure 5.

Note: To initialize the TPS2113A for this test, set input VSNS equal to 0 V, turn on the V_I supply, and then turn on switch SW1.



AUTO SWITCHOVER VOLTAGE DROOP







Auto Switchover Voltage Droop Test Circuit

Figure 6.



INRUSH CURRENT vs LOAD CAPACITANCE





Output Capacitor Inrush Current Test Circuit Figure 7.








Figure 8.




IN1 SUPPLY CURRENT



56 52

IN1 Switch is On

60



IN1 SUPPLY CURRENT

SUPPLY VOLTAGE

14



SUPPLY CURRENT

vs JUNCTION TEMPERATURE




Figure 12.

SUPPLY CURRENT vs JUNCTION TEMPERATURE




Figure 13.



APPLICATION INFORMATION

Some applications have two energy sources, one of which should be used in preference to another. Figure 14 shows a circuit that will connect IN1 to OUT until the voltage at IN1 falls below a user-specified value. Once the voltage on IN1 falls below this value, the TPS2112A/3A will select the higher of the two supplies. This usually means that the TPS2112A/3A will swap to IN2.




Figure 14. Auto-Selecting for a Dual Power-Supply Application

In Figure 15, the multiplexer selects between two power supplies based upon the VSNS logic signal. OUT connects to IN1 if VSNS is logic '1'; otherwise, OUT connects to IN2 if V_{IN2} is greater than V_{IN1} . The logic thresholds for the VSNS terminal are compatible with both TTL and CMOS logic.




Figure 15. Manually Switching Power Sources



DETAILED DESCRIPTION

AUTO-SWITCHING MODE

The TPS2112A/3A only supports the auto-switching mode. In this mode, OUT connects to IN1 if $V_{I(VSNS)}$ is greater than 0.8 V, otherwise OUT connects to the higher of IN1 and IN2.

The VSNS terminal includes hysteresis equal to 3.75% to 7.5% of the threshold selected for transition from the primary supply to the higher of the two supplies. This hysteresis helps avoid repeated switching from one supply to the other due to resistive drops.

N-CHANNEL MOSFETs

Two internal high-side power MOSFETs implement a single-pole double-throw (SPDT) switch. Digital logic selects the IN1 switch, IN2 switch, or no switch (Hi-Z state). The MOSFETs have no parallel diodes so output-to-input current cannot flow when the FET is off. An integrated comparator prevents turn-on of a FET switch if the output voltage is greater than the input voltage.

CROSS-CONDUCTION BLOCKING

The switching circuitry ensures that both power switches will never conduct at the same time. A comparator monitors the gate-to-source voltage of each power FET and allows a FET to turn on only if the gate-to-source voltage of the other FET is below the turn-on threshold voltage.

REVERSE-CONDUCTION BLOCKING

When the TPS211xA switches from a higher-voltage supply to a lower-voltage supply, current can potentially flow back from the load capacitor into the lower-voltage supply. To minimize such reverse conduction, the TPS211xA will not connect a supply to the output until the output voltage has fallen to within 100 mV of the supply voltage. Once a supply has been connected to the output, it will remain connected regardless of output voltage.

CHARGE PUMP

The higher of supplies IN1 and IN2 powers the internal charge pump. The charge pump provides power to the current limit amplifier and allows the output FET gate voltage to be higher than the IN1 and IN2 supply voltages. A gate voltage that is higher than the source voltage is necessary to turn on the N-channel FET.

CURRENT LIMITING

A resistor R_{ILIM} from ILIM to GND sets the current limit to $250/R_{ILIM}$ and $500/R_{ILIM}$ for the TPS2112A and TPS2113A, respectively. Setting resistor R_{ILIM} equal to zero is not recommended as that disables current limiting.

OUTPUT VOLTAGE SLEW-RATE CONTROL

The TPS2112A/3A slews the output voltage at a slow rate when OUT switches to IN1 or IN2 from the Hi-Z state (see the Truth Table). A slow slew rate limits the inrush current into the load capacitor. High inrush currents can glitch the voltage bus and cause a system to hang up or reset. It can also cause reliability issues—like pit the connector power contacts, when hot-plugging a load such as a PCI card. The TPS2112A/3A slews the output voltage at a much faster rate when OUT switches between IN1 and IN2. The fast rate minimizes the output voltage droop and reduces the output voltage hold-up capacitance requirement.



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (March 2010) to Revision C	Page
•	Changed description of power supplies in <i>Description</i> section	1
•	Changed Current Limit Adjustment Range parameter TPS2113A and TPS2115A specifications in Available Options table	
•	Added I _{OUT} column to Device Information table, changed table name	2
•	Changed Continuous output current parameter in Absolute Maximum Ratings table	2
•	Changed Current limit adjustment range parameter in Recommended Operating Conditions table	3
•	Added footnote 1 to Recommended Operating Conditions table	3
		4.0
<u>•</u>	Changed second paragraph in Application Information section	16
• C	Changed second paragraph in Application Information section	Page
• C		Page
• C	hanges from Revision A (February, 2006) to Revision B	Page
•	hanges from Revision A (February, 2006) to Revision B Updated document to current format	Page 1
•	hanges from Revision A (February, 2006) to Revision B Updated document to current format Deleted package information from Available Options table	Page 1 2 2



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	0
TPS2112APW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	
TPS2112APWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	
TPS2113ADRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	
TPS2113ADRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	
TPS2113APW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	
TPS2113APWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including to not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in spreference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000pp flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a lii of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/E lines if the finish value exceeds the maximum column width.

Addendum-Page 1






Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis of TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer of

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2112APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TPS2113ADRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2113ADRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2113APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2112APWR	TSSOP	PW	8	2000	853.0	449.0	35.0
TPS2113ADRBR	SON	DRB	8	3000	853.0	449.0	35.0
TPS2113ADRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS2113APWR	TSSOP	PW	8	2000	853.0	449.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated