Kaimeite Electronic (HK) Co., Limited
First choice One-Stop Mixed Distributor for World-Class manufacturer Email: info@kaimte.com Website: www.kaimte.com

Click to view price, real time Inventory, Delivery & Lifecycle Information;

CSD17309Q3

Texas instruments

MOSFET 30V N Channel NexFET Power MOSFET

Any questions, please feel free to contact us. info@kaimte.com













CSD17309Q3

SLPS261B - MARCH 2010 - REVISED SEPTEMBER 2014

CSD17309Q3 30-V N-Channel NexFET™ Power MOSFET

1 Features


- · Optimized for 5 V Gate Drive
- Ultra-Low Q_a and Q_{ad}
- · Low Thermal Resistance
- Avalanche Rated
- · Pb Free Terminal Plating
- RoHS Compliant
- Halogen Free
- SON 3.3 mm x 3.3 mm Plastic Package


2 Applications

- · Notebook Point of Load
- Point of Load Synchronous Buck in Networking, Telecom, and Computing Systems

3 Description

This 30 V, 4.2 m Ω NexFETTM power MOSFET is designed to minimize losses in power conversion applications and optimized for 5 V gate drive applications.





Product Summary

$T_A = 25^\circ$	T _A = 25°C TYPICAL VALUE			UNIT
V_{DS}	Drain-to-Source Voltage	30		V
Q_g	Gate Charge Total (4.5 V)	7.5		nC
Q_{gd}	Gate Charge Gate-to-Drain	1.7		nC
		V _{GS} = 3 V	6.3	
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 4.5 V	4.9	mΩ
		V _{GS} = 8 V	4.2	
$V_{GS(th)}$	Threshold Voltage	1.2		V

Ordering Information⁽¹⁾

Device	Media Qt		Package	Ship				
CSD17309Q3	13-Inch Reel	2500	SON 3.3 x 3.3 mm	Tape and				
CSD17309Q3T	7-Inch Reel	250	Plastic Package	Reel				


 For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	30	V
V_{GS}	Gate-to-Source Voltage	+10 / -8	٧
	Continuous Drain Current, T _C = 25°C	60	Α
I _D	Continuous Drain Current ⁽¹⁾	20	Α
I_{DM}	Pulsed Drain Current, T _A = 25°C ⁽²⁾	112	Α
P_D	Power Dissipation ⁽¹⁾	2.8	W
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C
E _{AS}	Avalanche Energy, Single Pulse I_D = 57 A, L = 0.1 mH, R_G = 25 Ω	162	mJ

- (1) Typical $R_{\theta JA}=45^{\circ} C/W$ when mounted on a 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu pad on a 0.06 inch (1.52 mm) thick FR4 PCB.
- (2) Pulse duration ≤300 µs, duty cycle ≤2%.

Gate Charge



A



Tа	h	۵۱	Ωf	Co	nte	ntc
	v	ı	OI.	CU	IILE	IILZ

1	Features 1	6.1	Trademarks	8
2	Applications 1	6.2	Electrostatic Discharge Caution	8
3	Description 1	6.3	Glossary	8
4	Revision History2		chanical, Packaging, and Orderable	
5	Specifications3		ormation	•
•	5.1 Electrical Characteristics	7.1	Q3 Package Dimensions	9
	5.2 Thermal Information	7.2	Recommended PCB Pattern	10
		7.3	Recommended Stencil Opening	10
6	5.3 Typical MOSFET Characteristics	7.4	Q3 Tape and Reel Information	11

4 Revision History

Changes from Revision A (October 2010) to Revision B	Page
•	1
Added 7" reel to Ordering Information	1
Updated mechanical information	9
Changes from Original (March 2010) to Revision A	Page
Deleted the Package Marking Information section	11

Product Folder Links: CSD17309Q3



5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = 250 μA	30			V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = 24 V			1	μΑ
I _{GSS}	Gate-to-Source Leakage Current	$V_{DS} = 0 \text{ V}, V_{GS} = +10 / -8 \text{ V}$			100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.9	1.2	1.7	V
		$V_{GS} = 3 \text{ V}, I_D = 18 \text{ A}$		6.3	8.5	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 4.5 V, I _D = 18 A		4.9	6.3	mΩ
		V _{GS} = 8 V, I _D = 18 A		4.2	5.4	mΩ
g_{fs}	Transconductance	V _{DS} = 15 V, I _D = 18 A		67		S
DYNAMI	C CHARACTERISTICS		·		·	
C _{ISS}	Input Capacitance		1150		1440	pF
Coss	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V},$ f = 1 MHz		580	750	pF
C _{RSS}	Reverse Transfer Capacitance) - 1 N/1/2		43	56	pF
R _g	Series Gate Resistance			1.2	2.4	Ω
Qg	Gate Charge Total (4.5 V)			7.5	10	nC
Q_{gd}	Gate Charge Gate-to-Drain	V 45 V 1 40 A		1.7		nC
Q _{gs}	Gate Charge Gate-to-Source	V _{DS} = 15 V, I _D = 18 A		2.5		nC
Qg(th)	Gate Charge at V _{th}			1.3		nC
Q _{OSS}	Output Charge	V _{DS} = 13 V, V _{GS} = 0 V		15		nC
t _{d(on)}	Turn On Delay Time			6.1		ns
t _r	Rise Time	V _{DS} = 15 V, V _{GS} = 4.5 V,		9.9		ns
t _{d(off)}	Turn Off Delay Time	$I_D = 18 \text{ A}, R_G = 2 \Omega$		13.2		ns
t_f	Fall Time			3.6		ns
DIODE C	CHARACTERISTICS					
V _{SD}	Diode Forward Voltage	I _{DS} = 18 A, V _{GS} = 0 V		0.85	1	V
Q _{rr}	Reverse Recovery Charge	V _{DD} = 13 V, I _F = 18 A,		30		nC
t _{rr}	Reverse Recovery Time	di/dt = 300 A/µs		23		ns

5.2 Thermal Information


 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

(.A -	o o umoo outon moo otatou,				
	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance ⁽¹⁾			2.0	°C/W
$R_{\theta,JA}$	Junction-to-Ambient Thermal Resistance ⁽¹⁾⁽²⁾			57	C/VV


 ⁽¹⁾ R_{θJC} is determined with the device mounted on a 1 inch² (6.45 cm²), Cu pad on a 1.5 inches x 1.5 inches thick FR4 PCB. R_{θJC} is specified by design, whereas R_{θJA} is determined by the user's board design.
 (2) Device mounted on FR4 material with 1 inch² 2-oz.Cu.

Copyright © 2010–2014, Texas Instruments Incorporated






Max $R_{\theta JA} = 57^{\circ} C/W$ when mounted on 1 inch² (6.45 cm²) of 2 oz. (0.071 mm thick) Cu.



Max $R_{\theta JA} = 174^{\circ} C/W$ when mounted on a minimum pad area of 2 oz. (0.071 mm thick) Cu.

5.3 Typical MOSFET Characteristics


(T_A = 25°C unless otherwise stated)





Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)







Figure 2. Saturation Characteristics









Figure 4. Gate Charge

Figure 5. Capacitance

Copyright © 2010–2014, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)







Figure 7. On-State Resistance vs Gate-to-Source Voltage






Figure 8. Normalized On-State Resistance vs Temperature

Figure 9. Typical Diode Forward Voltage


Submit Documentation Feedback

Copyright © 2010–2014, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)





6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q3 Package Dimensions




DIM		MILLIMETERS	3	INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.950	1.000	1.100	0.037	0.039	0.043
A1	0.000	0.000	0.050	0.000	0.000	0.002
b	0.280	0.340	0.400	0.011	0.013	0.016
b1		0.310 NOM			0.012 NOM	
С	0.150	0.200	0.250	0.006	0.008	0.010
D	3.200	3.300	3.400	0.126	0.130	0.134
D2	1.650	1.750	1.800	0.065	0.069	0.071
d	0.150	0.200	0.250	0.006	0.008	0.010
d1	0.300	0.350	0.400	0.012	0.014	0.016
Е	3.200	3.300	3.400	0.126	0.130	0.134
E2	2.350	2.450	2.550	0.093	0.096	0.100
е		0.650 TYP			0.026	
Н	0.35	0.450	0.550	0.014	0.018	0.022
K		0.650 TYP		0.026 TYP		
L	0.35	0.450	0.550	0.014	0.018	0.022
L1	0	_	0	0		0
θ	0	_	0	0	_	0

Copyright © 2010–2014, Texas Instruments Incorporated




7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.


7.3 Recommended Stencil Opening



All dimensions are in mm, unless otherwise specified.



7.4 Q3 Tape and Reel Information



Notes:

- 1. 10 sprocket hole pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm IN 100 mm, noncumulative over 250 mm
- 3. Material: black static dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified).
- 5. Thickness: 0.30 ±0.05 mm
- 6. MSL1 260°C (IR and Convection) PbF-Reflow compatible

Copyright © 2010–2014, Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp
CSD17309Q3	ACTIVE	VSON-CLIP	DQG	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including to do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specific reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000pp flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a lii of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/E lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis of TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer of

Addendum-Page 1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated