Kaimeite Electronic (HK) Co., Limited
First choice One-Stop Mixed Distributor for World-Class manufacturer Email: info@kaimte.com Website: www.kaimte.com

## Click to view price, real time Inventory, Delivery & Lifecycle Information;


## CSD13381F4T

Texas instruments

MOSFET 12V,N-Ch FemtoFET MOSFET

Any questions, please feel free to contact us. info@kaimte.com











SLPS448F - JULY 2013 - REVISED JANUARY 2022



#### CSD13381F4 12-V N-Channel FemtoFET **MOSFET**

#### 1 Features


- Low on-resistance
- Low Q<sub>a</sub> and Q<sub>ad</sub>
- Low threshold voltage
- Ultra-small footprint (0402 case size)
  - 1.0 mm × 0.6 mm
- Ultra-low profile
  - Maximum height: 0.36-mm
- Integrated ESD protection diode
  - Rated > 4-kV HBM
  - Rated > 2-kV CDM
- Lead and halogen free
- RoHS compliant

#### 2 Applications

- Optimized for load switch applications
- Optimized for general purpose switching applications
- Single-cell battery applications
- Handheld and mobile applications

#### 3 Description

This 140-mΩ, 12-V N-channel FemtoFET™ MOSFET technology is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.



#### **Product Summary**

$T_A = 25^\circ$	C	TYPICAL VA	UNIT	
V <sub>DS</sub>	Drain-to-source voltage	12	V	
Qg	Gate charge total (4.5 V)	1060	pC	
Q <sub>gd</sub>	Gate charge gate-to-drain	140	рС	
		V <sub>GS</sub> = 1.8 V	310	mΩ
R <sub>DS(on)</sub>	Drain-to-source on-resistance	V <sub>GS</sub> = 2.5 V	170	mΩ
		V <sub>GS</sub> = 4.5 V 140		mΩ
V <sub>GS(th)</sub>	(th) Threshold voltage 0.85			

#### **Ordering Information**


DEVICE <sup>(1)</sup>	QTY	MEDIA	PACKGE	SHIP
CSD13381F4	3000	7-inch	Femto (0402) 1.0-mm ×	Tape and
CSD13381F4T	250	reel	0.6-mm SMD lead less	reel

For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

T <sub>A</sub> = 25	°C unless otherwise stated	VALUE	UNIT
V <sub>DS</sub>	Drain-to-source voltage	12	V
$V_{GS}$	Gate-to-source voltage	8	V
I <sub>D</sub>	Continuous drain current, T <sub>A</sub> = 25°C <sup>(1)</sup>	2.1	Α
I <sub>DM</sub>	Pulsed drain current, T <sub>A</sub> = 25°C <sup>(2)</sup>	7	Α
1.	Continuous gate clamp current	35	mA
I <sub>G</sub>	Pulsed gate clamp current <sup>(2)</sup>	350	l IIIA
P <sub>D</sub>	Power dissipation <sup>(1)</sup>	500	mW
ESD	Human body model (HBM)	4	kV
Rating	Charged device model (CDM)	2	kV
T <sub>J</sub> , T <sub>stg</sub>	Operating junction and storage temperature range	-55 to 150	°C
E <sub>AS</sub>	Avalanche energy, single pulse $I_D$ = 7.4 A, L = 0.1 mH, $R_G$ = 25 $\Omega$	2.7	mJ

- Typical  $R_{\theta JA} = 90^{\circ} \text{C/W} \text{ on 1 inch}^2 (6.45 \text{ cm}^2), 2 \text{ oz.} (0.071 \text{ m}^2)$ mm thick) Cu pad on a 0.06 inch (1.52 mm) thick FR4 PCB.
- (2) Pulse duration ≤ 300 µs, duty cycle ≤ 2%





#### **Table of Contents**

1 Features1	6.1 Trademarks7
2 Applications	6.2 Electrostatic Discharge Caution7
3 Description	6.3 Glossary7
4 Revision History2	7 Mechanical, Packaging, and Orderable Information 8
5 Specifications3	7.1 Mechanical Dimensions8
5.1 Electrical Characteristics3	7.2 Recommended Minimum PCB Layout9
5.2 Thermal Information3	7.3 Recommended Stencil Pattern9
5.3 Typical MOSFET Characteristics4	7.4 CSD13381F4 Embossed Carrier Tape Dimensions10
6 Device and Documentation Support7	
<b>4 Revision History</b> NOTE: Page numbers for previous revisions may differ f	rom page numbers in the current version.
NOTE: Page numbers for previous revisions may differ f Changes from Revision E (October 2021) to Revision	n F (January 2022) Page
NOTE: Page numbers for previous revisions may differ f  Changes from Revision E (October 2021) to Revision  Changed Maximum height from "0.35 mm" to "0.36 m	n F (January 2022) Page
NOTE: Page numbers for previous revisions may differ for the changes from Revision E (October 2021) to Revision   Changed Maximum height from "0.35 mm" to "0.36	nm" in Features
NOTE: Page numbers for previous revisions may differ for the changes from Revision E (October 2021) to Revision   Changed Maximum height from "0.35 mm" to "0.36	n F (January 2022) Page
NOTE: Page numbers for previous revisions may differ for the changes from Revision E (October 2021) to Revision   Changed Maximum height from "0.35 mm" to "0.36	n F (January 2022) Page  nm" in Features 1  n" in Typical Device Dimensions 1  n" in Mechanical Dimensions 8
NOTE: Page numbers for previous revisions may differ f  Changes from Revision E (October 2021) to Revision  Changed Maximum height from "0.35 mm" to "0.36 mm  Changed package height from "0.35 mm" to "0.36 mm  Changed package height from "0.35 mm" to "0.36 mm  Changes from Revision D (May 2015) to Revision E (	n F (January 2022) Page  nm" in Features 1  n" in Typical Device Dimensions 1  n" in Mechanical Dimensions 8

#### **5 Specifications**

#### **5.1 Electrical Characteristics**

(T<sub>A</sub> = 25°C unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS	·				
BV <sub>DSS</sub>	Drain-to-Source Voltage	V <sub>GS</sub> = 0 V, I <sub>DS</sub> = 250 μA	12			V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 9.6 V			100	nA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 8 V			50	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$ , $I_{DS} = 250 \mu A$	0.65	0.85	1.10	V
		V <sub>GS</sub> = 1.8 V, I <sub>DS</sub> = 0.5 A		310	400	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	V <sub>GS</sub> = 2.5 V, I <sub>DS</sub> = 0.5 A		170	225	mΩ
	Cirresistanos	V <sub>GS</sub> = 4.5 V, I <sub>DS</sub> = 0.5 A		140	180	mΩ
$g_{fs}$	Transconductance	V <sub>DS</sub> = 6 V, I <sub>DS</sub> = 0.5 A		3.2		S
DYNAM	IC CHARACTERISTICS					
C <sub>iss</sub>	Input Capacitance		155		200	pF
C <sub>oss</sub>	Output Capacitance	$V_{GS} = 0 \text{ V, } V_{DS} = 6 \text{ V,}$ f = 1  MHz		47	62	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	, , , , , , , ,		2.5	3.3	pF
R <sub>G</sub>	Series Gate Resistance			23		Ω
Qg	Gate Charge Total (4.5 V)			1060	1400	рС
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	V <sub>DS</sub> = 6 V, I <sub>DS</sub> = 0.5 A		140		рC
Q <sub>gs</sub>	Gate Charge Gate-to-Source	V <sub>DS</sub> - 0 V, I <sub>DS</sub> - 0.3 A		230		рC
Q <sub>g(th)</sub>	Gate Charge at V <sub>th</sub>			155		рС
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 6 V, V <sub>GS</sub> = 0 V		1120		рC
t <sub>d(on)</sub>	Turn On Delay Time			3.7		ns
t <sub>r</sub>	Rise Time	V <sub>DS</sub> = 6 V, V <sub>GS</sub> = 4.5 V,		1.5		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_{DS} = 0.5 \text{ A}, R_G = 2 \Omega$		11.0		ns
$t_f$	Fall Time			3.8		ns
DIODE (	CHARACTERISTICS		•			
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> = 0.5 A, V <sub>GS</sub> = 0 V		0.73	0.9	V
Q <sub>rr</sub>	Reverse Recovery Charge	V = 6 V I = 0 5 A di/dt = 200 A/vo		1550		рC
t <sub>rr</sub>	Reverse Recovery Time	V <sub>DS</sub> = 6 V, I <sub>F</sub> = 0.5 A, di/dt = 300 A/μs		6		ns

#### **5.2 Thermal Information**

(T<sub>A</sub> = 25°C unless otherwise stated)

	THERMAL METRIC	TYPICAL VALUES	UNIT
В	Junction-to-Ambient Thermal Resistance <sup>(1)</sup>	90	°C/W
R <sub>0JA</sub>	Junction-to-Ambient Thermal Resistance <sup>(2)</sup>	250	C/VV


Product Folder Links: CSD13381F4


 <sup>(1)</sup> Device mounted on FR4 material with 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu.
 (2) Device mounted on FR4 material with minimum Cu mounting area.





#### **5.3 Typical MOSFET Characteristics**


(T<sub>A</sub> = 25°C unless otherwise stated)












Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

#### **5.3 Typical MOSFET Characteristics (continued)**


(T<sub>A</sub> = 25°C unless otherwise stated)





#### **5.3 Typical MOSFET Characteristics (continued)**

(T<sub>A</sub> = 25°C unless otherwise stated)



#### **6 Device and Documentation Support**

#### 6.1 Trademarks

 $\text{FemtoFET}^{\scriptscriptstyle{\mathsf{TM}}} \text{ is a trademark of Texas Instruments}.$ 

is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **6.2 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 6.3 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.


Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback


#### 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### 7.1 Mechanical Dimensions








- A. All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- B. This drawing is subject to change without notice.
- C. This package is a PB-free solder land design.




#### 7.2 Recommended Minimum PCB Layout



- A. All dimensions are in millimeters.
- B. For more information, see FemtoFET Surface Mount Guide (SLRA003D).


#### 7.3 Recommended Stencil Pattern




A. All dimensions are in millimeters.



#### 7.4 CSD13381F4 Embossed Carrier Tape Dimensions





A. Pin 1 is oriented in the top-right quadrant of the tape enclosure (quadrant 2), closest to the carrier tape sprocket holes.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp
CSD13381F4	ACTIVE	PICOSTAR	YJC	3	3000	RoHS & Green	NIAU	Level-1-260C-UNLIM
CSD13381F4T	ACTIVE	PICOSTAR	YJC	3	250	RoHS & Green	NIAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including to do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in spreference these types of products as "Pb-Free".

RoHS Exempt: Ti defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: Ti defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000pp flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a life of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/E lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis of TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer of

Addendum-Page 1






www.ti.com

#### **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Jan-2022


#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO BO W Cavity AO AO Cavity AV Cavi

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD13381F4	PICOST AR	YJC	3	3000	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD13381F4	PICOST AR	YJC	3	3000	178.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD13381F4T	PICOST AR	YJC	3	250	178.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD13381F4T	PICOST AR	YJC	3	250	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2

### PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jan-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD13381F4	PICOSTAR	YJC	3	3000	182.0	182.0	20.0
CSD13381F4	PICOSTAR	YJC	3	3000	220.0	220.0	35.0
CSD13381F4T	PICOSTAR	YJC	3	250	220.0	220.0	35.0
CSD13381F4T	PICOSTAR	YJC	3	250	182.0	182.0	20.0

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated