


Click to view price, real time Inventory, Delivery & Lifecycle Information ;

TPA2012D2RTJR

Texas instruments

Audio Amplifiers 2.1W Stereo Class-D Aud Power Amplifier

Any questions, please feel free to contact us. info@kaimte.com









TPA2012D2

SLOS438F-DECEMBER 2004-REVISED MARCH 2017

TPA2012D2 2.1-W/Channel Stereo Filter-Free Class-D Audio Power Amplifier

1 Features

Texas

• Output Power By Package:

INSTRUMENTS

- WQFN:
 - 2.1 W/Ch Into 4 Ω at 5 V
 - 1.4 W/Ch Into 8 Ω at 5 V
 - 720 mW/Ch Into 8 Ω at 3.6 V
- DSBGA:
 - 1.2 W/Ch Into 4 Ω at 5 V (Thermally Limited)
 - 1.3 W/Ch Into 8 Ω at 5 V
 - 720 mW/Ch Into 8 Ω at 3.6 V
- Only Two External Components Required
- Power Supply Range: 2.5 V to 5.5 V
- Independent Shutdown Control for Each Channel
- Selectable Gain of 6, 12, 18, and 24 dB
- Internal Pulldown Resistor on Shutdown Pins
- High PSRR: 77 dB at 217 Hz
- Fast Start-Up Time (3.5 ms)
- Low Supply Current
- Low Shutdown Current
- Short-Circuit and Thermal Protection
- Space-Saving Packages
 - 2.01-mm × 2.01-mm NanoFree[™] DSBGA (YZH)
 - 4-mm × 4-mm Thin WQFN (RTJ) With PowerPAD[™]

2 Applications

- Wireless or Cellular Handsets and PDAs
- Portable DVD Players
- Notebook PCs
- Portable Radios
- Portable Gaming
- Educational Toys
- USB Speakers

3 Description

The TPA2012D2 is a stereo, filter-free, Class-D audio amplifier (Class-D amp) available in a DSBGA or WQFN package. The TPA2012D2 only requires two external components for operation.

The TPA2012D2 features independent shutdown controls for each channel. The gain can be selected to 6, 12, 18, or 24 dB using the G0 and G1 gain select pins. High PSRR and differential architecture provide increased immunity to noise and RF rectification. In addition to these features, a fast start-up time and small package size make the TPA2012D2 class-D amp an ideal choice for both cellular handsets and PDAs.


The TPA2012D2 is capable of driving 1.4 W/Ch at 5 V or 720 mW/Ch at 3.6 V into 8 Ω . The TPA2012D2 is also capable of driving 4 Ω . The TPA2012D2 is thermally limited in DSBGA and may not achieve 2.1 W/Ch for 4 Ω . The maximum output power in the DSBGA is determined by the ability of the circuit board to remove heat. Figure 33 shows thermally limited region of the DSBGA in relation to the WQFN package. The TPA2012D2 provides thermal and short-circuit protection.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TDA2012D2	DSBGA (16)	2.01 mm × 2.01 mm
TPA2012D2	WQFN (20)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application Schematic



Copyright © 2016, Texas Instruments Incorporated

44

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

.

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics5
	7.6	Dissipation Rating Table5
	7.7	Typical Characteristics 6
8	Para	ameter Measurement Information 12
9	Deta	ailed Description 13
	9.1	Overview 13
	9.2	Functional Block Diagram 13

	9.3	Feature Description	13
	9.4	Device Functional Modes	15
0	Арр	lication and Implementation	16
	10.1	Application Information	16
	10.2	Typical Applications	16
1	Pow	ver Supply Recommendations	19
	11.1	Power Supply Decoupling Capacitor	19
2	Lay	out	19
	12.1	Layout Guidelines	19
	12.2	Layout Examples	21
	12.3	Efficiency and Thermal Considerations	23
3	Dev	ice and Documentation Support	24
	13.1	Receiving Notification of Documentation Updates	24
	13.2	Community Resources	24
	13.3	Trademarks	24
	13.4	Electrostatic Discharge Caution	24
	13.5	Glossary	24
4		hanical, Packaging, and Orderable	24

4 Revision History

•

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (September 2016) to Revision F

•	Switched the BODY SIZE values in the Device Information table: DSBGA From: 4.00 mm × 4.00 mm To: 2.01 mm ×	
	2.01 mm and WQFN From: 2.01 mm × 2.01 mm To: 4.00 mm × 4.00 mm	1

Changes from Revision D (June 2008) to Revision E

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
Deleted Available-Options table; see POA at the end of the data sheet	. 1
Deleted previous application schematics: Typical Application Circuit (previously Figure 33), TPA2012D2 Application Schematic With Differential Input and Input Capacitors (previously Figure 34), and TPA2012D2 Application Schematic With Single-Ended Input (previously Figure 35)	16

Page

Page




5 Device Comparison Table


DEVICE NO.	SPEAKER AMP TYPE	SPECIAL FEATURE	OUTPUT POWER (M)	PSRR (dB)		
TPA2012D2	TPA2012D2 Class D		Class D —		2.1	71
TPA2016D2	Class D	AGC/DRC	2.8	80		
TPA2026D2	Class D	AGC/DRC	3.2	80		

6 Pin Configuration and Functions









Pin Functions

	PIN		- <i>I</i> /O	DESCRIPTION	
NAME	DSBGA	WQFN	1/0		
AGND	C3	18	I	Analog ground	
AVDD	D2	9	I	Analog supply (must be same voltage as PVDD)	
G0	C2	15	I	Gain select (LSB)	
G1	B2	1	I	Gain select (MSB)	
INL-	B1	19	I	Left channel negative input	
INL+	A1	20	I	Left channel positive input	
INR-	C1	17	I	Right channel negative input	
INR+	D1	16	I	ight channel positive input	
NC	—	6, 10	—	o internal connection	
OUTL-	A4	5	0	Left channel negative differential output	
OUTL+	A3	2	0	Left channel positive differential output	
OUTR-	D4	11	0	Right channel negative differential output	
OUTR+	D3	14	0	Right channel positive differential output	
PGND	C4	4, 12	I	Power ground	
PVDD	A2	3, 13	I	Power supply (must be same voltage as AVDD)	
SDL	B4	7	I	Left channel shutdown terminal (active low)	
SDR	B3	8	Ι	Right channel shutdown terminal (active low)	
Thermal Pad	_	_	_	Connect the thermal pad of WQFN package to PCB GND	

Copyright © 2004–2017, Texas Instruments Incorporated

Submit Documentation Feedback 3

Product Folder Links: TPA2012D2

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
	Active mode	-0.3	6	V	
Supply voltage, V _{SS} (AVDD, PVDD)	Shutdown mode	-0.3	7	V	
Input voltage, V _I		-0.3	V _{DD} + 0.3	V	
Continuous total power dissipation		See Dissipation	on Rating Table		
Operating junction temperature, T _J		-40	150	°C	
Storage temperature, T _{stg}		-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V		
۷(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{SS}	Supply voltage, AVDD, PVDD	2.5	5.5	V
VIH	High-level input voltage, SDL, SDR, G0, G1	1.3		V
VIL	Low-level input voltage, SDL, SDR, G0, G1		0.35	V
T _A	Operating free-air temperature	-40	85	°C

7.4 Thermal Information

		TPA2		
$\begin{array}{ll} R_{\theta JB} & \mbox{Junction-to-board thermal resistance} \\ \psi_{JT} & \mbox{Junction-to-top characterization parameter} \\ \psi_{JB} & \mbox{Junction-to-board characterization parameter} \end{array}$	THERMAL METRIC ⁽¹⁾	YZH (DSBGA)	RTJ (WQFN)	UNIT
		16 PINS	20 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	71.4	34.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	0.4	34.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14	11.5	°C/W
ΨJT	Junction-to-top characterization parameter	1.8	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	13.3	11.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	3.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

4

7.5 Electrical Characteristics

 $T_{A} = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	ТҮР	MAX	UNIT	
V _{oo}	Output offset voltage (measured differentially)	Inputs ac grounded, $A_V = 6 \text{ dB}$, $V_{DD} = 2.5 \text{ to } 5.5 \text{ V}$			5	25	mV	
PSRR	Power supply rejection ratio	V _{DD} = 2.5 to 5.5 V			-75	-55	dB	
V _{icm}	Common-mode input voltage			0.5		V _{DD} - 0.8	V	
CMRR	Common-mode rejection ration	Inputs shorted together, V _{DD} =	2.5 to 5.5 V		-69	-50	dB	
II _{IH} I	High-level input current	$V_{DD} = 5.5 V, V_{I} = V_{DD}$				50	μA	
I _{IL}	Low-level input current	V _{DD} = 5.5 V, V _I = 0 V				5	μA	
		V_{DD} = 5.5 V, no load or output	filter		6	9		
		V _{DD} = 3.6 V, no load or output	filter		5	7.5	mA	
I _{DD}	Supply current	V_{DD} = 2.5 V, no load or output	filter		4	6		
		Shutdown mode				1.5	μA	
		V _{DD} = 5.5 V			500			
r _{DS(on)}	Static drain-source on-state resistance	V _{DD} = 3.6 V			570		mΩ	
		V _{DD} = 2.5 V			700			
	Output impedance in shutdown mode	V _(SDR, SDL) = 0.35 V			2		kΩ	
f _(sw)	Switching frequency	$V_{DD} = 2.5 \text{ V} \text{ to } 5.5 \text{ V}$		250	300	350	kHz	
		G0, G1 = 0.35 V		5.5	6	6.5		
	Closed-loop voltage gain	G0 = V _{DD} , G1 = 0.35 V		11.5	12	12.5	dB	
		G0 = 0.35 V, G1 = V _{DD}		17.5	18	18.5		
		G0, G1 = V _{DD}	G0, G1 = V _{DD}		24	24.5		
OPERAT	ING CHARACTERISTICS, $R_L = 8 \Omega$							
	Output power (per channel)		R _L = 8 Ω	$V_{DD} = 5 V, f = 1 kHz,$ THD = 10%		1.4		
Po		NL - 0 22	$V_{DD} = 3.6 V$, f = 1 kHz, THD = 10%		0.72		W	
		$R_L = 4 \Omega$	V _{DD} = 5 V, f = 1 kHz, THD = 10%		2.1			
THD+N	Total harmonic distortion plus noise	$P_0 = 1 \text{ W}, V_{DD} = 5 \text{ V}, A_V = 6 \text{ dB}$	B, f = 1 kHz	0.14%				
		P_{O} = 0.5 W, V_{DD} = 5 V, A_{V} = 6 dB, f = 1 kHz		0.11%				
	Channel crosstalk	f = 1 kHz			-85		dB	
kaur	Supply ripple rejection ratio	$V_{DD} = 5 V, A_V = 6 dB, f = 217 H$	Ηz		-77		dB	
k _{SVR}		$V_{DD} = 3.6 V, A_V = 6 dB, f = 217$	7 Hz		-73		üD	
CMRR	Common mode rejection ratio	$V_{DD} = 3.6 \text{ V}, V_{IC} = 1 \text{ V}_{pp}, \text{ f} = 21$	7 Hz		-69		dB	
		Av = 6 dB			28.1			
	land include a	Av = 12 dB Av = 18 dB		17.3		kΩ		
	Input impedance				9.8		K32	
		Av = 24 dB			5.2			
	Start-up time from shutdown	V _{DD} = 3.6 V			3.5		ms	
		V_{DD} = 3.6 V, f = 20 to 20 kHz,	No weighting		35			
Vn	Output voltage noise	inputs are ac grounded, $A_V = 6 dB$	A weighting		27		μV	

7.6 Dissipation Rating Table


PACKAGE	T _A = 25°C POWER RATING ⁽¹⁾	DERATING FACTOR	T _A = 75°C POWER RATING	T _A = 85°C POWER RATING
RTJ	5.2 W	41.6 mW/°C	3.12 W	2.7 W
YZH	1.2 W	9.12 mW/°C	690 mW	600 mW

(1) This data was taken using 2-oz trace and copper pad that is soldered directly to a JEDEC standard 4-layer 3 in x 3 in PCB.

5

TPA2012D2 SLOS438F – DECEMBER 2004 – REVISED MARCH 2017 TEXAS INSTRUMENTS

7.7 Typical Characteristics




6

Product Folder Links: TPA2012D2

Copyright © 2004–2017, Texas Instruments Incorporated



Typical Characteristics (continued)




Copyright © 2004–2017, Texas Instruments Incorporated

Product Folder Links: TPA2012D2

7



Typical Characteristics (continued)




8

Product Folder Links: TPA2012D2

Copyright © 2004–2017, Texas Instruments Incorporated



Typical Characteristics (continued)




Copyright © 2004–2017, Texas Instruments Incorporated

Product Folder Links: TPA2012D2

9


Typical Characteristics (continued)



Product Folder Links: TPA2012D2




Typical Characteristics (continued)



8 Parameter Measurement Information

All parameters are measured according to the conditions described in the *Specifications*. Figure 34 shows the setup used for the typical characteristics of the test device.



Copyright © 2016, Texas Instruments Incorporated

- (1) C₁ was shorted for any common-mode input voltage measurement.
- (2) A 33-µH inductor was placed in series with the load resistor to emulate a small speaker for efficiency measurements.
- (3) The 30-kHz low-pass filter is required even if the analyzer has an internal low-pass filter. An RC low-pass filter (100 Ω , 47 nF) is used on each output for the data sheet graphs.

Figure 34. Test Setup For Graphs (Per Channel)




9 Detailed Description

9.1 Overview

The TPA2012D2 is capable of driving 1.4 W/Ch at 5-V or 720 mW/Ch at 3.6-V into 8 Ω . The TPA2012D2 is also capable of driving a load of 4 Ω .

The TPA2012D2 feature independent shutdown controls for each channel. High PSRR and differential architecture provide increased immunity to noise and RF rectification. The TPA2012D2 provides thermal and short-circuit protection.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 Fixed Gain Setting

The TPA2012D2 has 4 selectable fixed gains: 6 dB, 12 dB, 18 dB, and 24 dB. Connect the G0 and G1 pins as shown in Table 1.

Copyright © 2004–2017, Texas Instruments Incorporated

EXAS

G1	G0 GAIN GAIN (V/V) (dB)			INPUT IMPEDANCE (R _I , kΩ)						
0	0	2	6	28.1						
0	1	4	12	17.3						
1	0	8	18	9.8						
1	1	16	24	5.2						


Table 1. Gain Setting

9.3.2 Short-Circuit Protection

TPA2012D2 goes to low duty cycle mode when a short-circuit event happens. To return to normal duty cycle mode, the device must be reset. The shutdown mode can be set through the SDL and SDR pins, or the device can be turned off and turned on to return to normal duty cycle mode. This feature protects the device without affecting long-term reliability.

9.3.3 Operation With DACs and CODECs

In using Class-D amplifiers with CODECs and DACs, sometimes there is an increase in the output noise floor from the audio amplifier. This occurs when mixing of the output frequencies of the CODEC and DAC mix with the switching frequencies of the audio amplifier input stage. The noise increase can be solved by placing a low-pass filter between the CODEC, DAC, and audio amplifier. This filters off the high frequencies that cause the problem and allow proper performance. The recommended resistor value is 100 Ω and the capacitor value of 47 nF. Figure 35 shows the typical input filter.



Copyright © 2016, Texas Instruments Incorporated

Figure 35. Reducing Out-of-Band DAC Noise With External Input Filter

9.3.4 Filter-Free Operation and Ferrite Bead Filters

A ferrite bead filter can often be used if the design is failing radiated emissions without an LC filter and the frequency sensitive circuit is greater than 1 MHz. This filter functions well for circuits that just have to pass FCC and CE only test radiated emissions greater than 30 MHz. When choosing a ferrite bead, choose one with high impedance at high frequencies, and very low impedance at low frequencies. In addition, select a ferrite bead with adequate current rating to prevent distortion of the output signal.

Use an LC output filter if there are low frequency (< 1 MHz) EMI sensitive circuits and/or there are long leads from amplifier to speaker.

Figure 36 shows typical ferrite bead and LC output filters.






Figure 36. Typical Ferrite Chip Bead Filter (Chip Bead Example: TDK – MPZ1608S221A)

9.4 Device Functional Modes

9.4.1 Shutdown Mode

The TPA2012D2 amplifier can be put in shutdown mode when asserting SDR and SDL pins to a logic LOW. While in shutdown mode, the device output stage is turned off and the current consumption is very low.

NSTRUMENTS

Fexas

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

These typical connection diagrams highlight the required external components and system level connections for proper operation of the device. Each of these configurations can be realized using the evaluation modules (EVMs) for the device. These flexible modules allow full evaluation of the device in the most common modes of operation. Any design variation can be supported by TI through schematic and layout reviews. Visit e2e.ti.com for design assistance and join the audio amplifier discussion forum for additional information.

10.2 Typical Applications

10.2.1 TPA2012D2 With Differential Input Signal




Figure 37. Typical Application Schematic With Differential Input Signals



Typical Applications (continued)

10.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2.

5							
PARAMETER	VALUE						
Power supply	5 V						
	High > 1.3 V						
Enable inputs	Low < 0.35 V						
Speaker	8 Ω						

Table 2. Design Parameters

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Surface Mount Capacitors

Temperature and applied DC voltage influence the actual capacitance of high-K materials. Table 3 shows the relationship between the different types of high-K materials and their associated tolerances, temperature coefficients, and temperature ranges. Notice that a capacitor made with X5R material can lose up to 15% of its capacitance within its working temperature range.

In an application, the working capacitance of components made with high-K materials is generally much lower than nominal capacitance. A worst-case result with a typical X5R material might be -10% tolerance, -15% temperature effect, and -45% DC voltage effect at 50% of the rated voltage. This particular case would result in a working capacitance of 42% (0.9 × 0.85 × 0.55) of the nominal value.

Select high-K ceramic capacitors according to the following rules:

- 1. Use capacitors made of materials with temperature coefficients of X5R, X7R, or better.
- 2. Use capacitors with DC voltage ratings of at least twice the application voltage. Use minimum 10-V capacitors for the TPA2012D2.
- 3. Choose a capacitance value at least twice the nominal value calculated for the application. Multiply the nominal value by a factor of 2 for safety. If a 10-µF capacitor is required, use 20 µF.

The preceding rules and recommendations apply to capacitors used in connection with the TPA2012D2. The TPA2012D2 cannot meet its performance specifications if the rules and recommendations are not followed.

MATERIAL	COG/NPO	X7R	X5R
Typical tolerance	±5%	±10%	80% to -20%
Temperature	±30 ppm	±15%	22% to -82%
Temperature range (°C)	–55°C to 125°C	–55°C to 125°C	–30°C to 85°C

Table 3. Typical Tolerance and Temperature Coefficient of Capacitance by Material

10.2.1.2.2 Decoupling Capacitor (C_s)

The TPA2012D2 is a high-performance Class-D audio amplifier that requires adequate power supply decoupling to ensure the efficiency is high and total harmonic distortion (THD) is low. For higher frequency transients, spikes, or digital hash on the line a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1 μ F, placed as close as possible to the device PV_{DD} lead works best. Placing this decoupling capacitor close to the TPA2012D2 is important for the efficiency of the Class-D amplifier, because any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency. For filtering lower-frequency noise signals, a 4.7 μ F or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

10.2.1.2.3 Input Capacitors (C_I)

The TPA2012D2 does not require input coupling capacitors if the design uses a differential source that is biased from 0.5 V to $V_{DD} - 0.8$ V. If the input signal is not biased within the recommended common-mode input range, if high-pass filtering is needed (see Figure 37), or if using a single-ended source (see Figure 38), input coupling capacitors are required.

Copyright © 2004–2017, Texas Instruments Incorporated

The input capacitors and input resistors form a high-pass filter with the corner frequency, fc, determined in

Equation 1.

$$f_{\rm C} = \frac{1}{(2\pi R_{\rm I} C_{\rm I})}$$
(1)

The value of the input capacitor is important to consider as it directly affects the bass (low frequency) performance of the circuit. Speakers in wireless phones cannot usually respond well to low frequencies, so the corner frequency can be set to block low frequencies in this application. Not using input capacitors can increase output offset.

Equation 2 is used to solve for the input coupling capacitance.

$$C_{\rm I} = \frac{1}{(2\pi \, R_{\rm I} \, f_{\rm C})}$$
(2)

If the corner frequency is within the audio band, the capacitors should have a tolerance of $\pm 10\%$ or better, because any mismatch in capacitance causes an impedance mismatch at the corner frequency and below.

10.2.1.3 Application Curves


For application curves, see the figures listed in Table 4.

Table 4. Table of Graphs


DESCRIPTION	FIGURE NO. ⁽¹⁾
THD+N vs Output power	Figure 1
THD+N vs Frequency	Figure 5
Power dissipation vs Output power	Figure 24
Output power vs Supply voltage	Figure 32

(1) All figure numbers have a hyperlink to a figure in the Typical Characteristics.

10.2.2 TPA2012D2 With Single-Ended Input Signal



Copyright © 2016, Texas Instruments Incorporated



Copyright © 2004–2017, Texas Instruments Incorporated

Product Folder Links: TPA2012D2

STRUMENTS

EXAS



10.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 2.

10.2.2.2 Detailed Design Procedure

For the design procedure, see *Detailed Design Procedure* from the previous example.

10.2.2.3 Application Curves

For application curves, see the figures listed in Table 4.

11 Power Supply Recommendations

The TPA2012D2 is designed to operate from an input voltage supply range from 2.5 V to 5.5 V. Therefore, the output voltage range of the power supply must be within this range. The current capability of upper power must not exceed the maximum current limit of the power switch.

11.1 Power Supply Decoupling Capacitor

The TPA2012D2 requires adequate power supply decoupling to ensure a high efficiency operation with low total harmonic distortion (THD). Place a low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1- μ F, within 2 mm of the PVDD/AVDD pins. This choice of capacitor and placement helps with higher frequency transients, spikes, or digital hash on the line. In addition to the 0.1- μ F ceramic capacitor, TI recommends placing a 2.2- μ F to 10- μ F capacitor on the PVDD/AVDD supply trace. This larger capacitor acts as a charge reservoir, providing energy faster than the board supply, thus helping to prevent any droop in the supply voltage.

12 Layout

12.1 Layout Guidelines

12.1.1 Pad Side

In making the pad size for the DSBGA balls, TI recommends that the layout use non-solder mask defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. Figure 39 and Table 5 shows the appropriate diameters for a DSBGA layout. The TPA2012D2 evaluation module (EVM) layout is shown in the next section as a layout example.

SOLDER PAD	COPPER	SOLDER MASK ⁽⁵⁾	COPPER	STENCIL ⁽⁶⁾⁽⁷⁾	STENCIL
DEFINITIONS	PAD	OPENING	THICKNESS	OPENING	THICKNESS
Nonsolder mask defined (NSMD)	275 μm (+0.0, –25 μm)	375 μm (+0.0, –25 μm)	1 oz max (32 µm)	275 μm × 275 μm (square) (rounded corners)	125 µm

Table 5. Land Pattern Dimensions⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

 Circuit traces from NSMD defined PWB lands should be 75 μm to 100 μm wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand off and impact reliability.

(2) Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the intended application.

(3) Recommend solder paste is Type 3 or Type 4.

(4) For a PWB using a Ni/Au surface finish, the gold thickness should be less 0.5 mm to avoid a reduction in thermal fatigue performance.

(5) Solder mask thickness should be less than 20 μm on top of the copper circuit pattern

(6) Best solder stencil performance is achieved using laser cut stencils with electro polishing. Use of chemically etched stencils results in inferior solder paste volume control.

(7) Trace routing away from DSBGA device should be balanced in X and Y directions to avoid unintentional component movement due to solder wetting forces.






Figure 39. Land Pattern Dimensions

12.1.2 Component Location

Place all the external components very close to the TPA2012D2. Placing the decoupling capacitor, C_s , close to the TPA2012D2 is important for the efficiency of the Class-D amplifier. Any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency.

12.1.3 Trace Width


Recommended trace width at the solder balls is 75 μm to 100 μm to prevent solder wicking onto wider PCB traces.

For high current pins (PV_{DD} , PGND, and audio output pins) of the TPA2012D2, use 100-µm trace widths at the solder balls and at least 500-µm PCB traces to ensure proper performance and output power for the device.

For the remaining signals of the TPA2012D2, use 75- μ m to 100- μ m trace widths at the solder balls. The audio input pins (INR± and INL±) must run side-by-side to maximize common-mode noise cancellation.



12.2 Layout Examples







Bottom Layer Traces



Via to Ground Plane



Via to Bottom Layer

Via to Power Supply Plane

Figure 40. TPA2012D2 DSBGA Layout Example

Product Folder Links: TPA2012D2

TPA2012D2 SLOS438F – DECEMBER 2004 – REVISED MARCH 2017



www.ti.com

Layout Examples (continued)




Figure 41. TPA2012D2 WQFN Layout Example



12.3 Efficiency and Thermal Considerations

The maximum ambient temperature depends on the heat-sinking ability of the PCB system. The derating factor for the packages are shown in the dissipation rating table. Converting this to θ_{JA} for the WQFN package with Equation 3.

$$\theta_{JA} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.041} = 24^{\circ}\text{C}/\text{W}$$
(3)

Given θ_{JA} of 24°C/W, the maximum allowable junction temperature of 150°C, and the maximum internal dissipation of 1.5 W (0.75 W per channel) for 2.1 W per channel, 4- Ω load, 5-V supply, from Figure 25, the maximum ambient temperature can be calculated with Equation 4.

$$T_{A}Max = T_{J}Max - \theta_{JA}P_{Dmax} = 150 - 24(1.5) = 114^{\circ}C$$
(4)

Equation 4 shows that the calculated maximum ambient temperature is 114°C at maximum power dissipation with a 5-V supply and a 4- Ω load. The TPA2012D2 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Also, using speakers more resistive than 4- Ω dramatically increases the thermal performance by reducing the output current and increasing the efficiency of the amplifier.

13 Device and Documentation Support

13.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

NanoFree, PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Texas Instruments

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	0
TPA2012D2RTJR	ACTIVE	QFN	RTJ	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	
TPA2012D2RTJT	ACTIVE	QFN	RTJ	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	
TPA2012D2RTJTG4	ACTIVE	QFN	RTJ	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	
TPA2012D2YZHR	ACTIVE	DSBGA	YZH	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	
TPA2012D2YZHT	ACTIVE	DSBGA	YZH	16	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including t do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in spreference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000pp flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball lines if the finish value exceeds the maximum column width.

Addendum-Page 1



Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis or TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer o

Addendum-Page 2


PACKAGE MATERIALS INFORMATION


www.ti.com

EXAS

NSTRUMENTS


TAPE AND REEL INFORMATION





Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All	dimensions	are	nominal	
------	------------	-----	---------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA2012D2RTJR	QFN	RTJ	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPA2012D2RTJT	QFN	RTJ	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPA2012D2YZHR	DSBGA	YZH	16	3000	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1
TPA2012D2YZHT	DSBGA	YZH	16	250	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA2012D2RTJR	QFN	RTJ	20	3000	367.0	367.0	35.0
TPA2012D2RTJT	QFN	RTJ	20	250	210.0	185.0	35.0
TPA2012D2YZHR	DSBGA	YZH	16	3000	182.0	182.0	20.0
TPA2012D2YZHT	DSBGA	YZH	16	250	182.0	182.0	20.0


YZH0016



PACKAGE OUTLINE

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




YZH0016

EXAMPLE BOARD LAYOUT

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).




YZH0016

EXAMPLE STENCIL DESIGN

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



RTJ 20


4 x 4, 0.5 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4224842/A

DATA BOOK PACKAGE OUTLINE

I	LEADFRAME EXAMPLE
	4222370


DRAFTSMAN	^{N:} H. DENG	DATE: (09/12/2016	DIMENSIONS IN MILLIMET					
DESIGNER:	H. DENG	DATE: (09/12/2016			🚸 Texas Instruments			
CHECKER:	V. PAKU & T. LEQUANG	DATE:	09/12/2016			SEMICONDUCTOR OPERATIONS	()1295	
ENGINEER:	T. TANG	DATE: (09/12/2016						
APPROVED:	E. REY & D. CHIN	DATE:	10/06/2016	20 PIN, 0.5 MM PITCH					
RELEASED:	WDM	DATE:	10/24/2016						
TEMPLATE I	INFO: EDGE# 4218519	DATE:	04/07/2016	scale 15X	SIZE A	4219125	A	PAGE 1 of 5	

RTJ0020D

PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RTJ0020D

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RTJ0020D

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



REVISIONS								
REV	DESCRIPTION	ECR	DATE	ENGINEER / DRAFTSMAN				
Α	RELEASE NEW DRAWING	2160736	10/24/2016	T. TANG / H. DENG				

SCALE	SIZE	4040405	REV	PAGE
NTS	sial 4219125	4219125	Α	5 OF 5

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated